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Tight binding approachThis paper presents a comparative study between CNT MOSFET and CNT TFET taking into account of dif-
ferent dielectric strength of gate oxide materials. Here we have studied the transfer characteristics, on/off
current (ION/IOFF) ratio and subthreshold slope of the device using Non Equilibrium Greens Function
(NEGF) formalism in tight binding frameworks. The results are obtained by solving the NEGF and
Poisson’s equation self-consistently in NanoTCADViDES environment and found that the ON state perfor-
mance of CNT MOSFET and CNT TFET have significant dependency on the dielectric strength of the gate
oxide materials. The figure of merits of the devices also demonstrates that the CNT TFET is promising for
high-speed and low-power logic applications.
 2016 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND
license (http://creativecommons.org/licenses/by-nc-nd/4.0/).Introduction
Silicon oriented CMOS technology are very much popular in
semiconductor industries due to their extraordinary matured pro-
cess technology and low cost. However, when the existing CMOS
technology enters into nanometer regime (below 100 nm) this
technology hits a plateau [1]. This is because in this scaling limit,
the semiconductor industry faces some serious problem regarding
the fabrication process and some adverse size effect including
short channel effects, parasitic capacitance, and leakage currents
etc., and these effects become more severe when gate length is
scaled continuously [2,3]. In recent years, extensive researches
have been carrying out to explore new materials and as well as
new technology to replace the existing CMOS technology and sup-
press its drawbacks. Tunneling field effect transistor (TFET), which
works on the basis of band to band tunneling are drawing mass
attention due to their lower subthreshold slop and low off state
leakage current [4–10]. Since the basis of operation of TFET is band
to band tunneling, TFET is more immune to short channel effects
than its MOSFET counterpart [11–13]. However, in spite of several
advantages of TFET over conventional MOSFET, TFET suffers from a
serious problem to overcome, which is its low ON state current due
to presence of tunneling barrier. Existing Si-based TFET devices
provides very low ON current [14], it is therefore very much impor-tant to search proper material system for TFET. Carbon nanotube
has a potential to be the appropriate channel material to replace
Si in this new technology due to its unique quasi one dimensional
property such as high electron mobility and high Fermi velocity
[15]. Since the tunneling transistor is a new type of device, it is
of utmost important to explore the performance of this device with
different parameters.
It is to be noted here that the conventional scaling rule of MOS-
FET (which is constant electric field) is not blindly followed to scale
down the TFET. In a previous study Bhuwalka, et al. [16] have
explained about the rule of scaling down of Si TFET and concluded
that constant field scaling rule is not applicable for TFET, though
they have some works where the channel length and oxide thick-
ness are decreased simultaneously [11,16], following the Den-
nard’s scaling rule [17]. However, when studying TFET, it is more
convenient to vary one parameter at a time, in order to get com-
plete understanding of the effect of each change and isolate the
effect.
In this article we report the gate-oxide dielectric strength
dependent performance comparison for CNTMOSFET and CNTTFET
considering double gate structure. We have shown that the effect
of different high-k dielectrics is not similar in these two cases.
The physics behind their dissimilar behavior is also explained with
their respective band diagram and electric field. The current
voltage (I-V) characteristics are obtained by solving the NEGF
and Poisson’s equation self-consistently in NanoTCADViDES
environment. Other performances of the device like ION/IOFF ratio
880 Md. Shamim Sarker et al. / Results in Physics 6 (2016) 879–883and subthreshold slope are studied from the transfer characteris-
tics in conjunction with band diagram.
This article is organized as follows: device structure and simu-
lation methods are explained under section II, while section III
demonstrate the details results and discussion, and section IV con-
tains the summery.Simulation details
Device structure
The double gate device structure used in our simulation is
shown in ‘‘Fig. 1”. We have used CNT in the channel of the devices
with chirality of (13,0), having a length of 15 nm. CNT in this chi-
rality has a band gap of 0.75 eV. Source and drain are the extension
of the channel doped with n-type dopant for the MOSFET. For the
TFET source is doped with p-type while the drain is doped with n-
type dopant. The doping density of the source and drain reservoirs
is taken f ¼ 5 103. On the top and bottom of the channel we
used gate insulator that is extended over the source, and drain as
well. For suppressing the ambipolar conduction in TFET, we
applied a small body bias in the bottom gate and it is also applied
for MOSFET for fair comparison between them.
Simulation approach
The transfer characteristics of CNT MOSFET and TFET are deter-
mined by solving Schrodinger equation using NEGF formalism,
which are solved self consistently with 3-D Poison’s equation.
The 3D Poison’s equation is given by [18,19]
r½eð~rÞr/ð~rÞ ¼ q½pð~rÞ  nð~rÞ þ NþDð~rÞ  NþA ð~rÞ þ qfix ð1Þ
where /ð~rÞ is the electrostatic potential, eð~rÞ is the dielectric con-
stant, NþD and N
þ
A are the concentration of ionized donors and accep-
tors, respectively, and qfix is the fixed charge. Remaining terms are
the electron and hole concentration, nð~rÞ and pð~rÞ, respectively.
These are evaluated by solving the Schrodinger equation using open
boundary condition considering the tight binding Hamiltonian with
an atomistic (pz)basis.
The greens function can be expressed as [12,13]
GðEÞ ¼ ½EI  H  RS  RD1 ð2Þ
where ‘E’ is the energy, ‘I’ the identity matrix, ‘H’ is the Hamiltonian
of the GNR written in tight binding approach and RS and RD are the
self-energies of source and drain contacts, respectively. Here trans-
port is assumed completely ballistic and charge is considered as
point charge.
Assuming that the chemical potential of the reservoirs are
aligned at equilibrium with the Fermi level of the GNR, and givenSource 
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Dielectric
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Fig. 1. Proposed CNT MOSFET/CNT TFETstructure.that there is no confined states. The electron and hole concentra-
tions in the channel are
nð~rÞ ¼ 2
Z þ1
Ei
dE½jwSðE;~rÞj2f ðE EFSÞ þ jwDðE;~rÞj2f ðE EFDÞ ð3Þ
and
pð~rÞ ¼ 2
Z Ei
1
dEf½jwSðE;~rÞj2½1 f ðE EFSÞ þ jwDðE;~rÞj2½1 f ðE EFDÞg
ð4Þ
Here ‘~r’ is the coordinate of carbon site, ‘f ’ is the Fermi-Dirac
occupation factor, and jwSj2ðorjwDj2Þ is the probability that states
injected by the source (or drain) reach the carbon site (~r) and
EFSðorEFDÞ is the Fermi level of the source (or drain)
The current is computed by
I ¼ 2q
h
Z þ1
1
dETðEÞ½f ðE EFSÞ  f ðE EFDÞ ð5Þ
where ‘q’ is the electron charge, ‘h’ is the planks constant and ‘T(E)’
is the transmission coefficient that is given as-
T ¼ Tr
X
S

Xþ
s
 !
G
X
D

Xþ
D
 !
Gþ
" #
ð6Þ
Here Tr is the trace operator. The simulation is carried out at
temperature 300 K.Result and discussion
The dielectric materials used in our study are listed in ‘‘Table 1”
along with their dielectric constants:
As the attempt to compare the performance between the CNT
MOSFET and CNT TFET, we first present the oxide dielectric
strength dependent transfer characteristics of the CNT MOSFET
shown in ‘‘Fig. 2”, where the thickness of the gate insulator is
assumed as 2 nm. The results are evaluated varying the gate bias
Vgs from 0 to 0.4 V, while keeping the drain bias Vds fixed at
0.4 V. The curves is plotted in logarithmic and as well as linear
scale to understand the difference between ION and IOFF clearly.
From ‘‘Fig. 2” it is seen that the ON current is the lowest for the
smallest dielectric strength and gradually increases with increase
in dielectric strength although the variation of OFF current is neg-
ligible. These results can be explained from the respective ON state
and OFF state band diagram shown in ‘‘Figs. 3 and 4”. It is seen in
‘‘Fig. 3” that the magnitude of barrier height for both low-K and
high-K gate dielectric are almost similar. That means the channel
is equally resistive for electron to flow for both cases. As a result
the variation of OFF state current is almost negligible. While in
ON state, ‘‘Fig. 4” shows that high-K gate oxide paves the lower
energy path for electron. As a result ON state current for high-K
gate oxide become higher than the low-K gate oxide and these
observation is consistent with the results reported by other groups
as well [20].Table 1
Lists of dielectric materials with their dielectric strengths.
Dielectric material Dielectric strength
Silicon dioxide (SiO2) 3.9
Silicon nitride (Si3N4) 7.0
Hafnium silicate (HfSiO4) 11
Yttrium Oxide (Y2O3) 16
Hafmium oxide (HfO2) 25
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Fig. 2. ID-Vgs characteristics of the proposed CNT MOSFET as a function different
gate oxide materials having thickness of 2 nm.
0 5 10 15 20 25 30 35 40 45
-1.2
-1.0
-0.8
-0.6
-0.4
-0.2
0.0
0.2
Dielectric Constants, k
C.B
V.B Vgs= 0.0 V
Vds=0.4 V
E
ne
rg
y 
(e
V
)
Position alone the channel (nm)
 k=3.9
 k=16
 k=25
Fig. 3. OFF state band diagram of CNT MOSFET for SiO2 (k = 3.9), Y2O3(k = 16) and
HfO2 (k = 25). Physical oxide thickness is kept constant at 2 nm.
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Fig. 4. ON state band diagram of CNT MOSFET for SiO2 (k = 3.9), Y2O3(k = 16) and
HfO2 (k = 25). Physical oxide thickness is kept constant at 2 nm.
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dent transfer characteristics of CNT TFET is shown in ‘‘Fig. 5” where
all the conditions (oxide thickness, gate voltage, drain voltage) are
maintained equally as CNT MOSFET for fair comparison. It is seen
that the ON current is the highest for the smallest dielectric con-
stant and gradually decreased with increase in dielectric constant,
which is the reverse trends of the CNT MOSFET as seen in ‘‘Fig. 2”.
The results can be explained from the respective ON state energy
band diagram and distribution of the electric field for the CNT TFET
shown in ‘‘Figs. 6 and 7”, respectively. It is observed in ‘‘Fig. 6(a)”
that the energy band obtained for the gate oxide with the lowest
dielectric constant offers the smallest tunneling distance, that is,
the barrier width, W indicated by arrows in the solid square box.
The expanded view of this region is shown in the inset of ‘‘Fig. 6
(a)”. The variation of the barrier width, W as a function of gate-
oxide dielectric strength is plotted in ‘‘Fig. 6(b)”. It is found that
the barrier width increases with increasing oxide dielectric
strength. Since the tunneling probability is inversely related with
the width of tunneling barrier, therefore, gradual fall of ON state
current is found in ‘‘Fig. 5” with increasing the oxide dielectric
strength.
This falling nature of ION can also be explained from the distri-
bution of electric field at the tunneling junction (source-channel
junction) shown in ‘‘Fig. 7”. Here the peak amplitude of electric
field at the tunneling junction is reduced with increase in oxide
dielectric constants. This electric fields is related with the trans-
mission co-efficient of the TFET by the ‘‘Eq. (7)” [21]:
TðEÞ1exp 
4
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2m  E3=2g
q
3qhF
0
@
1
A ð7Þ
where m⁄ is the effective electron mass of the material, Eg is the
band gap of the channel material and F is the electric field in the
source channel junction. Eq. (7) implies that, the lower electric field
will result in lower transmission coefficient and finally lower ON
current. That is why the ION is gradually reduced with the increase
in dielectric strength.
In addition, sharpness of the band bending at the tunnel junc-
tion of ‘‘Fig. 6(a)” can also be described from the electric field dis-
tribution at ON-state as shown in ‘‘Fig. 7”. Electric fields at the
tunneling junction is very much pointy and possess highest value
for k = 3.9. So it affects the band at the tunneling junction more
precisely. As a result the band bending at the tunneling junction
is very sharp. But as the dielectric constant increases the electric0.0 0.1 0.2 0.3 0.4
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Fig. 5. ID-Vgs characteristics of the proposed CNT TFET as a function different gate
oxide materials having thickness of 2 nm.
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reaches inside the channel and source region. As a results, a portion
of bands inside the channel and source region is also get affected
by the electric field and become pushed down a little. As a result,
the overall sharpness of the band is reduced.
Now in OFF state condition, we can see that IOFF also have falling
characteristics with increase in dielectric constants and it can be
explained from the respective OFF state band diagram shown in
‘‘Fig. 8”. Here it is seen that the tunneling distance increases grad-
ually with increase in dielectric constants. As a result the OFF state
current reduces gradually.
A comparison of ION, IOFF, and ION/IOFF ratio of CNT TFET and CNT
MOSFET is shown in ‘‘Fig. 9” as a function of dielectric constant.
Here left hand scale indicates the results obtained for the CNT TFET
and right hand scale for the CNT MOSFET. The ION/IOFF ratio
increases with the oxide dielectric constants for the CNT TFETshown in ‘‘Fig. 9(a)” in spite of having falling characteristics of both
ION and IOFF shown in ‘‘Fig. 9(b) and (c)”. This is because the IOFF
reduces more drastically than the ION in their individual scale with
the variation of oxide dielectric constants. So ION/IOFF ratio is found
to be increased gradually with increase in dielectric constants.
In contrast, the ION/IOFF ratio also found to have rising trends
with dielectric constants for the CNT MOSFET shown in ‘‘Fig. 9
(a)” which can be clearly understood from ‘‘Fig. 9(b) and (c)”. In
addition to them subthreshold slope is strongly correlated with
the performance of a logic device. Fig. 9(d) shows subthreshold
performance of the CNT TFET along with the CNT MOSFET.
It is found that the subthreshold slope decreases with increas-
ing dielectric constant for both of the devices. The minimum value
of subthreshold slope is found to be about 14 mV/dec and 60 mV/
dec, respectively, for the CNT TFET and CNT MOSFET, indicating
that the CNT TFET shows excellent subthreshold performance.
Finally except ON current, CNT TFET shows much better results
than the CNT MOSFET with excellent subthreshold performance.
Md. Shamim Sarker et al. / Results in Physics 6 (2016) 879–883 883But this low ON current also has an advantage in switching and
low power application.
Conclusion
Oxide dielectric strength dependent performance is studied for
double gate CNT MOSFET and CNT TFET. The ON current perfor-
mance of CNT MOSFET improves with increase in oxide dielectric
constants, but in case of TFET this performance deteriorates. The
OFF state current decreases with increasing dielectric constant
for the CNT TFET, although it is almost constants for the CNT MOS-
FET. The ION/IOFF ratio and the subthreshold performance of both
devices improve with increase in dielectric constants. Our study
demonstrates that except ON current, TFET has much better per-
formance than MOSFET in other performance parameters and
seems to be a potential candidate for high-speed and low-power
switching devices.
Appendix A. Supplementary data
Supplementary data associated with this article can be found, in
the online version, at http://dx.doi.org/10.1016/j.rinp.2016.11.002.
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